5327 Design Engineer jobs in New York

Easy Apply

Technical / CAD Designer I

Adecco

Schenectady, NY 12345

$37.44/hr

OnsiteHealth InsurancePaid Time OffRetirement Benefit

Associates Degree (Technology or Drafting or similar to) plus experience; or related vocational technical high school program.
Proficiency in a CAD software.
Basic understanding of drafting practices and procedures. Example: Geometric, Dimensioning & Tolerancing.
Strong communication skills, both verbal and written.

SmartExplore AI is experimental.

New, Posted 17 hours ago

ResumeLibrary

ENGINEERING DESIGN DETAILER

Schneider Packaging Equipment

Syracuse, NY 13202

New, Posted 20 hours ago

Apply Directly

Engineering Technicians

L3Harris Technologies

Rochester, NY 14603

OnsiteFlexible ScheduleBilingual Preferred

Minimum of a Bachelor's degree 3+ years experience in your field OR an additional 4 years in lieu of a degree
An active DoD Security Clearance or ability to obtain one which requires US Citizenship and a detailed background investigation
Relevant experience within aerospace, defense, or technology industries

SmartExplore AI is experimental.

New, Posted 1 day ago

Apply Directly

Lead Engineer - Design

GE Vernova

Niskayuna, NY 12309

OnsiteEducation AssistanceHealth InsurancePaid Time OffRetirement Benefit

Ph.D. in Computer Science, Electrical Engineering, or related disciplines
Master's degree in Computer Science, Electrical Engineering, or related disciplines with a minimum of 2 years of industry experience
Bachelor's degree in Computer Science, Electrical Engineering, or related disciplines with a minimum of 5 years of industry experience
2-5 years of strong FPGA and SoC design experience using Verilog, SystemVerilog and VHDL
2-5 years of hands-on experience with Xilinx and/or Intel (Altera) FPGA devices, tools, and ecosystems (e.g., ModelSim, Intel Quartus, Xilinx Vivado)
2-5 years of solid understanding of digital logic design, including FSMs, pipelining, and resource optimization.
2-5 years of experience with RTL simulation, synthesis, place-and-route, and timing closure
2-5 years of knowledge of clock domain crossing (CDC) techniques and metastability mitigation
2-5 years of familiarity with high-speed and standard interfaces (UART, SPI, I²C, Ethernet, PCIe, DDR)
2-5 years of experience developing testbenches and performing functional verification.
2-5 years of proficiency with on-chip debugging tools (e.g., ILA, SignalTap)
2-5 years of ability to read and interpret schematics, timing diagrams, and hardware datasheets
2-5 years of experience using version control systems (Git preferred)
2-5 years of experience with high-level synthesis (HLS) tools and algorithm-to-hardware workflows, including Vitis HLS and integration with MathWorks MATLAB/Simulink for model-based design and verification.
GE Vernova will only employ those who are legally authorized to work in the United States for this opening.
Legal authorization to work in the US is required.
We will not sponsor individuals at the Bachelor's level for employment visas, now or in the future, for this job opening.
This role requires access to U.S. export-controlled information. If applicable, final offers will be contingent on ability to obtain authorization for access to U.S. export-controlled information from the U.S. Government.
Must be willing to work out of an office located in Niskayuna, NY